

IMPLEMENTATION OF HIGH PERFORMANCE FIR FILTER FOR FIXED AND RECONFIGURABLE APPLICATIONS

Emy P Thomas¹, S.Reeba Rex², Brinda.G³

¹ P.G Scholar, Dept. of ECE, Mar Ephraem College of Engineering & Technology

^{2,3} Assistant Professor, Dept. of ECE, Mar Ephraem College of Engineering & Technology

Abstract- In this paper we derive a chance to realize the transpose form configuration of block FIR filter to provide area-delay efficiency of large and medium length FIR filters for fixed and reconfigurable applications. For fixed FIR filter has a generalized block formulation. From that we derive multiplier based architecture for proposed structure. The Proposed structure has less ADP and EPS than the existing direct form structure.

I. INTRODUCTION

Digital Signal Processing is the proper solution for all signal processing problems. The FIR filters are employed in filtering applications such as data and voice communications, speech processing, pulse shaping, software-defined radio etc,[1]. Many of these applications require large order FIR filters to meet their frequency specifications. Adaptive filters are widely used in all of the above applications here we derived the DA formulation of BLMS algorithm [15]. Distributed arithmetic based computation is popular for the efficient memory based implementation of

FIR filters. The filter employed in mobile system must be realized to consume less power and operate at high speed. It will provide flexibility through reconfiguration [9]. Distributed arithmetic can implement without multiplier unit where MAC unit can be replaced by a series of LUT access and Summations LUTs are the kind of logic that used in DRAM FPGAs [3]. Block Processing is used to provide high-throughput as well as improves the energy efficiency of the filter.

The MCM architecture is presented for the block implementation of fixed FIR filters. MCM methods used to reduce the total number of additions required for the realization of multiplications using common sub expression sharing. Sub expression sharing means given input is multiplied with a set of constants. MCM scheme is more effective because when a common operand is multiplied with multiple numbers of constants [2]. SDR is nothing but a radio communication system in which parts that have been regularly in hardware implementation are rather implemented through software on a personal computer or

embedded system these will allow communication related securities[5][6].the FIR filters are always pipelined and that will support multiple constant multiplications. Thus the filters are pipelined that will provide high frequency at high sampling rate[12]. It is all well known that the Canonical Signed Digit representation can be used to reduce the complexity of FIR digital filter implementation Encoding the filter coefficients using the CSD representation reduces the number of partial products and thus saves silicon area and power consumption in computation hardware implementation thus the technique is popular for fixed coefficient FIR filter implementation[8]. Christo Ananth et al. [4] proposed a system, this paper presents an effective field programmable gate array (FPGA)-based hardware implementation of a parallel key searching system for the brute-force attack on RC4 encryption. The design employs several novel key scheduling techniques to minimize the total number of cycles for each key search and uses on-chip memories of the FPGA to maximize the number of key searching units per chip. Based on the design, a total of 176 RC4 key searching units can be implemented in a single Xilinx XC2VP20-5 FPGA chip. Operating at a 47-MHz clock rate, the design can achieve a key searching speed of 1.07×10^7 keys per second. Breaking a 40-bit RC4 encryption only requires around 28.5 h. DAbased implementation requires LUTs to be implemented in RAM. The RAM based

LUTs are costly so we use shared LUTs for the DA computation[10].DA is good way to trade combinational logic with memory for high performance computation [16][18].Recently VLSI DSP systems is used in video and image transmission and storage in order to achieve high speed and save the bandwidth. In this paper we explore the realization of transpose form configuration of FIR filter to provide area-delay efficiency of the proposed structure taking the advantage of MCM scheme and pipelining. The main contribution of this paper is as follows.

1. Computational analysis of the fir filter transpose form configuration.
2. multiplier based architecture for reconfigurable structure.
- 3 Take advantage of the MCM scheme.
- 4 low complexity design for the proposed structure.

II. COMPUTATIONAL ANALYSIS

FIR filter of length N has the output that has been computed using the relation

$$y(n) = \sum_{i=0}^{N-1} h(i) \cdot x(n - i). \quad (1)$$

The computation can be expressed by the recurrence relation

$$Y(z) = [z^{-1}(\dots(z^{-1}(z^{-1}h(N-1) + h(N-2)) + h(N-3)) \dots + h(1)) + h(0)]X(z). \quad (2)$$

The data-flow graphs (DFG-1 and DFG-2) of transpose form FIR filter for filter length $N=6$, for a block of two successive outputs $\{y(n), y(n-1)\}$ that are derived from. The product values and their accumulation paths in DFG-1 and DFG-2 of Fig. 1 are shown in data-flow tables (DFT-1 and DFT-2). The arrows in DFT-1 and DFT-2 represent the accumulation path of the products. These redundant computations of DFG-1 and DFG-2 can be avoided using non overlapped sequence of input blocks, as shown in Figure. DFT-3 and DFT-4 of DFG-1 and DFG-2 for nonoverlapping input blocks are, respectively, shown in Figure. As shown in Figure DFT-3 and DFT-4 do not involve redundant computation. It is easy to find that the entries in the cells in DFT-3 and DFT-4 of Figure correspond to the output $y(n)$, whereas the other entries of DFT-3 and DFT-4 correspond to $y(n-1)$. The DFG of Figure needs to be transformed appropriately to obtain the computations according to DFT-3 and DFT-4. The DFG-3 can be retimed to obtain DFG-4. Using this output of transpose form FIR filter is $y(n)$ we give the input value $x(n)$ and filter coefficient $h(n)$. For reconfigurable applications the filter coefficients are varying the proposed method is used to produce out with area delay efficiency when the filter coefficients are varying.




Fig.1 DFG of transpose form structure for $N =6$. (a) DFG-1 for output $y(n)$. (b) DFG-2 for output $y(n-1)$.

B. DFG Transformation

The computation of DFT-3 and DFT-4 can be realized by DFG-3 of non-overlapping blocks, as shown in Figure. We refer it to block transpose form type-I configuration of block FIR filter. The DFG-3 can be retimed to obtain the DFG-4 of Figure, which is referred to block transpose form type-II configuration. Note that both type-I and type-II configurations involve the same number of multipliers and adders, but type-II configuration involves nearly L times less delay elements than those of type-I configuration.




Fig.2 Merged DFG (DFG-3: transpose form type-I configuration for block FIR structure)




Fig.3 DFG-4 (retimed DFG-3) transpose form type-II configuration for block FIR structure.

In digital filter design, we describe frequency transformation in both analog and digital domains the FIR filter operate on present and past input values and are the simplest filters to design. The FIR filters

implemented based on the distributed arithmetic method.

III. PROPOSED STRUCTURES

Most of the applications where the coefficients of all the FIR filters remain fixed, while in some other applications the coefficients are varied according to the run time. In a SDR they need separate FIR filters with different specification to extract desired narrow band signal from wide band. These type of filters must be implemented in a reconfigurable architecture that support wireless communication. Here we derive block FIR filter of fixed and reconfigurable application taking the advantage of MCM scheme.

IV. PROPOSED TECHNIQUE AND BLOCK DIAGRAM

From the fig.3 shows the proposed structure of block size $L=4$. It consist of one coefficient Selection Unit(CSU),one register unit (RU),one pipeline adder unit (PAU),M number of inner product unit(IPU).The CSU stores all the filter coefficient values to be used for reconfigurable applications. Here all the filters are pipelined. The RU receives x_k during the k th cycle and produces L rows of S_k^0 in parallel. L rows of S_k^0 are transmitted to MIPUs of the proposed structure. The MIPUs also receive M short-weight vectors from the CSU such that during the k th cycle, the $(m+1)$ th IPU receives the weight vector c^{M-m-1} from

the CSU and L rows of S_k^0 form the RU. Register unit stores the input values and that can be given to the input product unit. where the multiplication of input values and coefficients from the coefficient storage unit.




Fig.3: Proposed structure for block FIR filter




Fig.3.1 (Structure of (m+1)th IPU)

The proposed structure receives a block of L inputs and L filter outputs, where the multiplication of coefficients and the input values after multiplication the values are given to the pipeline adder unit where the summation is carried out and the output is produced. In each cycle the proposed structure receives L inputs and produces block of L outputs. Where duration of each cycle is $T = T_M + T_A + T_{FA} \log_2 L$, T_M is the

multiplier delay, T_A is the one adder delay, and T_{FA} is one full-adder delay.

V. SIMULATION RESULTS AND DISCUSSION

The following figure shows the simulation results. Fig.4 shows output of the block FIR filter. From the diagram we can learn that the area delay efficiency of the proposed system improves and has less area-delay product and less energy per sample.




Fig 4: Output of transpose form FIR filter

Here we use transpose form FIR filter for both the fixed and reconfigurable applications. For fixed FIR filter there is a generalized formulation is present from that we derive multiplier based architecture for reconfigurable application because its coefficients are not constant they vary with run time.




Fig 5: Power Estimation

Fig.5 shows the power estimation of the filter where the power estimation is less compared to existing system.



Fig 6: Resource Estimation

Fig .6 shows the resource estimation where the quantity of resources we have from that how much we used for this system.

VI. CONCLUSION

In this work we derive a chance to realize the transpose form configuration of block FIR filter for the fixed and reconfigurable application to provide area-delay efficiency. We have a generalized formulation for fixed FIR filter structure from that we derive multiplier based architecture for reconfigurable applications. If we use large and medium order filters in proposed structure that will provide less ADP and less EPS than the existing system.

REFERANCE

- [1] J.G.Prokaris and D.GManolakis, Digital signal Processing: Principles, Algorithms and Applications. Upper Saddle River, NJ, USA: Prentice – Hall, 1996.
- [2] T. Hentschel and G. Fettweis, “Software radio receivers,” in CDMA Techniques for Third Generation Mobile Systems. Dordrecht, the Netherlands: Kluwer, 1999, pp. 257–283.
- [3] E. Mirchandani, R. L. Zinser, Jr., and J. B. Evans, “A new adaptive noise cancellation scheme in the

- presence of crosstalk [speech signals],”IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 10, pp. 681–694, Oct. 1995.
- [4] Christo Ananth, Muthamil Jothi.M, M.Priya, V.Manjula, “Parallel RC4 Key Searching System Based on FPGA”, International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE), Volume 2, Special Issue 13, March 2016, pp: 5-12
- [5] J. Mitola, Software Radio Architecture: Object-Oriented Approaches to Wireless Systems Engineering. New York, NY, USA: Wiley, 2000.
- [6] A. P. Vinod and E. M. Lai, “Low power and high-speed implementation of FIR filters for software defined radio receivers,”IEEE Trans. Wireless Common., vol. 7, no. 5, pp. 1669–1675, Jul. 2006.
- [7] J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, H. Choo, and K. Roy, “Computation sharing programmable FIR filter for low-power and high-performance applications,” IEEE J. Solid State Circuits, vol. 39, no. 2, pp. 348–357, Feb. 2004.
- [8] K.-H. Chen and T.-D. Chiueh, “A low-power digit-based reconfigurable FIR filter,”IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 617–621, Aug. 2006.
- [9] R. Mahesh and A. P. Vinod, “New reconfigurable architectures for implementing FIR filters with low complexity,”IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 2, pp. 275–288, Feb. 2010.
- [10]S. Y. Park and P. K. Meher, “Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter,”IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 7, pp. 511–515, Jul. 2014.
- [11]P. K. Meher, “Hardware-efficient systolization of DA-based calculation of finite digital convolution,” IEEE Trans.Circuits Syst.II,Exp.Briefs,vol,53,no.8,pp.707-711,Aug.2006.
- [12]P.K. Meher, S. Chandrasekaran, and A. Amira, “FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic,” IEEE Trans.Signal Process.,vol.56,no.7,pp.3009-3017,Jul.2008.
- [13]P.K. Meher, “New approach to look-up-table design and memory – based realization of FIR digital filter,”IEEE Trans. Circuits Syst.I,Reg. Papers,vol.57,no. 3, pp.592-603,Mar.2010.

- [14]K.K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation.NewYork,NY,USA: Wiley,1999.
- [15]B.K Mohanty and P.K.Meher,"A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm,"IEEE Trans.Signal Process.,vol.61,no.4,pp.921932,Feb. 2013.
- [16]B.K. Mohanty, P.K. Meher ,S.Al-Maadeed, and A.Amira,"Memory footprint reduction for power-efficient realization of 2-D finite impulse response filters ,"IEEE Trans.CircuitsSyst.I,Reg.Papers,vol. 61,no.1,pp.120-133,Jan.2014.
- [17]R. Mahesh and A.P. Vinod,"A new common subexpression elimination algorithm for realizing low-complexity higher order digital filters,"IEEE Trans. Comput.-Aided Design Integr.Circuits Syst ,vol. 27, no. 2,pp. 217-219,Feb.2008.
- [18]S.A. White, "Application of distributed arithmetic to digital signal processing:A tutorial review,"IEEE ASSP Mag., vol. 6,no. 3, pp.4-19,Jul. 1989.