



# Design and analysis of 63 to 6 compressor for the use of digital multipliers

G.M.G. Madhuri

Department of Electronics and  
Communication Engineering  
PSCMR College of Engineering and  
Technology  
Vijayawada, India  
[gmgmadhuri@gmail.com](mailto:gmgmadhuri@gmail.com)

G. Pavan Kumar

Department of Electronics and  
Communication Engineering  
PSCMR College of Engineering and  
Technology  
Vijayawada, India  
[pavankumargudisa@gmail.com](mailto:pavankumargudisa@gmail.com)

N. Cheatana Spoorthy Manogna

Department of Electronics and  
Communication Engineering  
PSCMR College of Engineering and  
Technology  
Vijayawada, India  
[nagubandi.spoorthy24@gmail.com](mailto:nagubandi.spoorthy24@gmail.com)

A. Sivananda Kashyap

Department of Electronics and  
Communication Engineering  
PSCMR College of Engineering and  
Technology  
Vijayawada, India  
[sivanandkashyap21@gmail.com](mailto:sivanandkashyap21@gmail.com)

L. Sai Babu

Department of Electronics and  
Communication Engineering  
PSCMR College of Engineering and  
Technology  
Vijayawada, India  
[saibabu19122002@gmail.com](mailto:saibabu19122002@gmail.com)

E. Pavan Teja

Department of Electronics and  
Communication Engineering  
PSCMR College of Engineering and  
Technology  
Vijayawada, India  
[tejaecmani2115@gmail.com](mailto:tejaecmani2115@gmail.com)

**Abstract**—This paper presents the design and analysis of 63 to 6 compressor using 31 to 5 compressor and 15 to 4 compressor as a basic module and it is a comprehensive exploration aimed at optimizing digital multiplication operations. The focus revolves around developing an efficient 63 to 6 compressor circuit, strategically tailored for integration into digital multipliers. The design phase involves meticulous component selection and architecture considerations, balancing precision and complexity. This project not only delves into the intricacies of circuit design but also underscores the practical implications of the 63 to 6 compressor within the context of digital multipliers. By fine-tuning parameters and optimizing performance, the project aims to enhance the efficiency of digital multiplication, paving the way for advancements in computational systems and contributing to the ongoing evolution of digital circuitry. This 63 to 6 compressor is designed using two 31 to 5 compressors, full adders and parallel adder.

**Keywords**— 63 to 6 compressor, 31 to 5 compressor, 5 to 3 compressors, parallel adders, 15 to 4 compressors, Full Adders, Digital Multipliers, Efficiency.

## I. INTRODUCTION

As we know, Digital multiplication is a basic computing operation that is widely used in a variety of applications, including arithmetic calculations and signal processing. Improving digital multiplication processes' speed and efficiency is essential to raising computing performance. Designing and integrating effective compressor circuits into digital multipliers is a crucial part of optimizing digital multiplication processes. It is suggested to use approximate compressors that are created by truncating the outputs of accurate compressors.

[1] but roughly speaking, compressors with just two outputs are utilized [2]. The study [3] suggests building an estimated 15 to 4 compressor with a 5 to 3 compressor as the foundational module.

By employing half-adders to create a smaller set of product terms, the method accomplishes lossy compression of the partial product rows. In [5], simple OR gates are used as rough counters. A new family of compressors is shown in Ref., in which there are no carry outputs and the compressors' outputs have the same weight as their inputs.

These 63 : 6 compressors only come in use when the multiplier size is  $64 \times 64$   $a_{32} \times 32$  and  $16 \times 16$  bit multipliers [7]-[8]. Better power and speed values are obtained with high order compressors [9]-[11]. Yet compared to low order compressors, it takes up more space.

In [12], an N-bit multiplier was constructed using two N/2 bit sub-multipliers. The most significant N/2 multiplier was then constructed using two more N/4 sub-multipliers, and the least significant N/2 multiplier was then applied using N/4 multiplier. A Wallace tree then gathers each incomplete product after that. Every recommended approach has pros and cons of its own.

The structure of the paper is as follows. The Literature survey has been covered in chapter II. Chapter III elaborates on the estimated 5 to 3 compressor designs. Chapter IV provides the detailed design of 15 to 4 compressor. Chapter V provides a detailed design and analysis of 31 to 5 compressor. Chapter VI details about design and analysis of 63 to 6 compressor. At last, the conclusion is given.

## II. LITERATURE SURVEY

This chapter describes the earlier designed compressor models such as 4-2 compressor. A literature review for a compressor entail looking at previously conducted studies, academic papers, and pertinent books that cover a range of topics related to compressing algorithms. The purpose of this survey is to gather baseline data, identify knowledge gaps, and provide guidance for the creation and enhancement of 63-6 compressors.

C.-H. Chang,[14] J. Gu, and M. Zhang, Designed Ultra-low voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits.

O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram,[15] Designed Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers.  
S. Venkatachalam and S.-B. Ko,[16] Designed Power and Area Efficient Approximate Multipliers.

Marimuthu R, Elsie Rezinold [17] Developed a Multiplier design using approximate 15-4 compressor and analysis of the multiplier.

S. Venkatachalam and S.-B. Ko.[18] Designed a approximate multiplier by using efficient power and area.

[4] proposed a system, this paper presents an effective field programmable gate array (FPGA)-based hardware implementation of a parallel key searching system for the brute-force attack on RC4 encryption. The design employs several novel key scheduling techniques to minimize the total number of cycles for each key search and uses on-chip memories of the FPGA to maximize the number of key searching units per chip.

R. Marimuthu, M. Pradeepkumar, D. Bansal, S. Balamurugan, and P.S Mallick,[20] Designed a 15-4 compressor on communication and signal processing of high speed and low power.

K. Bhardwaj, P.S. Mane, and J. Henkel,[21] Developed a power and area efficient approximate Wallace tree multiplier for error resilient systems.

Haoran Pei, Xilin Yi, Hang Zhou, and Yajuan, He designed a approximate 4-2 compressors based on the compensation characteristic which is consuming ultra-low power.

### III. DESIGN AND SYNTHESIS OF 5 TO 3 COMPRESSOR

This section represents the design of 5 to 3 compressor which consists of five inputs which are  $I_0, I_1, I_2, I_3, I_4$  and three outputs that are  $O_0, O_1, O_2$ . Output of the compressor relies on number of 1's at input. In this paper, this module is known as compressor because it reduces five




Fig 1: 5 to 3 compressor

bits into three bits. We consider this as a basic module for 15 to 4 compressor.

### IV. DESIGN AND SYNTHESIS OF 15 TO 4 COMPRESSOR

This segment outlines the configuration of a 15 to 4 compressor employing 5 to 3 compressors. The 15 to 4 compressor, depicted in Fig.2, features fifteen inputs ( $X_0 - X_{14}$ ) and yields four outputs ( $S_0 - S_3$ ). The initial stage encompasses five full adders, followed by two 5 to 3 compressors in the second stage, and concludes with a modified parallel adder in the end stage. Each full adder takes three primary inputs, generating both sum and carry. [6] proposed a system, this paper presents an effective field programmable gate array (FPGA)-based hardware implementation of a parallel key searching system for the brute-force attack on RC4 encryption. The design employs several novel key scheduling techniques to minimize the total number of cycles for each key search and uses on-chip memories of the FPGA to maximize the number of key searching units per chip.. Compared to current designs, SEDAAF uses 25% less power and has a power delay product that is 17% lower.




Fig 2: 15 to 4 compressor

### V. DESIGN AND SYNTHESIS OF 31 TO 5 COMPRESSOR

Here details of the design of 31 to 5 compressor circuit are explained. The 31 to 5 compressor has thirty-one primary inputs ( $X_0, X_1, X_2, X_3, X_4, \dots, X_{30}$ ) and five outputs ( $C_{out}, S_3, S_2, S_1, S_0$ ). The compressor utilizes the counter property. The output of the compressor depends on the number of ones present at the input. In this paper, we label this submodule as acompressor because it compresses fifteen bits into four bits. We have selected the 15 to 4 compressor because it serves as a fundamental module for the 31 to 5 compressor. The block diagram is shown in Fig 3.





Fig 3: 31 to 5 compressor

### VI. DESIGN AND ANALYSIS OF 63 to 6 COMPRESSOR

This chapter explains the design and analysis of 63 to 6 compressor. As shown this module is of higher order in nature and has potential for being applied in key applications such as picture and audio signal refining while preserving essential information required for accurate multiplication. The compressor utilizes a combination of logic gates, carry chains, and parallel prefix adders to efficiently encode the input data into a compact representation. By eliminating redundant bits and exploiting data correlations, the compressor reduces the number of bits processed in subsequent addition stages, leading to improved overall performance.



### VII. RESULTS

This chapter discusses the outcomes of the compressors after simulation. Fig 4a shows the schematic of 5 to 3 compressor and fig 4b shows the output waveform of 5 to 3 compressor. In fig 5a,5b the output waveform of 15 to 4 and schematic of 15 to 4 compressor respectively.




Fig 4a: Schematic of a 5 to 3 compressor




Fig 4b: Waveform of a 5 to 3 compressor




Fig 5a: Waveform of a 15 to 4 compressor




Fig 5b: Schematic of 15 to 4 compressor




Fig 6a: Waveform of a 31 to 5 compressor




Fig 6b: Waveform of a 31 to 5 compressor




Fig 7: Schematic of a 31 to 5 compressor

Start Writing Synthesis Report

Report BlackBoxes:

BlackBox name	Instances

Report Cell Usage:

Cell	Count
1	291
2	2
3	13
4	13
5	31
6	5

Report Instance Areas:

Instance	Module	Cells
1	top	87

Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:02:11 . Memory (MB): peak = 1743.879 ; gain = 2256.609

Fig 8: Synthesis report of 31 to 5 compressor




Fig 9: Waveform of a 63 to 6 compressor




Fig 10 Schematic of 63 to 6 compressor

## VIII. CONCLUSION

In conclusion, the design and analysis of the 63 to 6 compressor have yielded comprehensive insights into its performance characteristics across multiple domains, including power consumption, time efficiency, and energy utilization. Regarding power consumption, the compressor demonstrates an optimized design that ensures efficient utilization of resources. In terms of time efficiency, the compressor exhibits rapid processing capabilities without compromising compression quality. Concerning energy utilization, the compressor's design emphasizes sustainability and resource conservation.

## REFERENCES

- [1] A. G. M. Strollo, E. Napoli, D. De Caro, N. Petra and G. D. Meo, "Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 67, no. 9, pp. 3021- 3034, Sept. 2020, doi: 10.1109/TCSI.2020.2988353.
- [2] R. Marimuthu, Y. E. Rezinold and P. S. Mallick, "Design and Analysis of Multiplier Using Approximate 15-4 Compressor," in *IEEE Access*, vol. 5, pp. 1027-1036, 2017, doi: 10.1109/ACCESS.2016.2636128.
- [3] R. Marimuthu, Y. E. Rezinold, and P. S. Mallick, "Design and analysis of multiplier using approximate 15-4 compressor," *IEEE Access*, vol. 5, pp. 1027-1036, 2017.
- [4] Christo Ananth, Muthamil Jothi.M, M.Priya, V.Manjula, "Parallel RC4 Key Searching System Based on FPGA", *International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)*, Volume 2, Special Issue 13, March 2016, pp: 5-12.
- [5] D. Esposito, A. G. M. Strollo, E. Napoli, D. De Caro, and N. Petra, "Approximate multipliers based on new approximate compressors," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 12, pp. 4169-4182, Dec. 2018
- [6] Christo Ananth, Muthamil Jothi.M, M.Priya, V.Manjula, "Parallel RC4 Key Searching System Based on FPGA", *International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)*, Volume 2, Special Issue 13, March 2016, pp: 5-12.
- [7] S. Mehrabi, R.F Mirzaee, S. Zamanzadeh, K. Navi, and O. Hashemipour, "Design, analysis, and implementation of partial product reduction phase by using wide m:3 (4 m 10) compressors," *Int. Journal of High Performance System Arch*, vol. 4, no. 4, pp. 231-241, Jan. 2013.
- [8] A. Dandapat, P.Bose, S. Ghosh, P Sarkar, and D. Mukhopadhyay, "A 1.2-ns 16 x 16 bit binary multiplier using high speed compressors," *World Academy of Science, Engineering and Technology*, vol. 39, pp. 627-632, March 2009.
- [9] R. Marimuthu, M. Pradeepkumar, D. Bansal, S. Balamurugan, and P.S Mallick, "Design of high speed and low power 15-4 compressor," in *proc. International Conference on Communication and Signal Processing (ICCSP)*, Apr. 2013, pp. 533-536.
- [10] S. Mehrabi, R.F Mirzaee, S. Zamanzadeh, K. Navi, and O. Hashemipour, "Design, analysis, and implementation of partial product reduction phase by using wide m:3 (4 m 10) compressors," *Int. Journal of High Performance System Arch*, vol. 4, no. 4, pp. 231- 241, Jan. 2013.
- [11] A. Dandapat, P.Bose, S. Ghosh, P Sarkar, and D. Mukhopadhyay, "1.2-ns 16 x 16 bit binary multiplier using high speed compressors," *World Academy of Science, Engineering and Technology*, vol. 39, pp. 627-632, March 2009.
- [12] R. Marimuthu, M. Pradeepkumar, D. Bansal, S. Balamurugan, and P.S Mallick, "Design of high speed and low power 15-4 compressor," in *proc. International Conference on Communication and Signal Processing (ICCSP)*, Apr. 2013, pp. 533-536
- [13] K. Bhardwaj, P.S. Mane, and J. Henkel, "Power- and area-efficient Approximate Wallace Tree Multiplier for error resilient systems," in *proc. of 15th International Sympos.*
- [14] O. Akbari, M. Kamal, A. Afzali-Kusha and M. Pedram, "Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 25, no. 4, pp. 1352-1361, April 2017, doi: 10.1109/TVLSI.2016.2643003.
- [15] V. A and R. Dhavse, "Design of High Accuracy, Power Efficient and Area Efficient 16x16 Approximate Multiplier," *2020 IEEE 17th India Council International Conference (INDICON)*, New Delhi, India, 2020, pp. 1-6, doi: 10.1109/INDICON49873.2020.9342223.
- [16] N. Kumar M., R. S. Adithyaa, B. Kumar D. and T. Pavithra, "Design

- Analysis of Wallace Tree based Multiplier using Approximate Full Adder and Kogge Stone Adder," *2020 6th International Conference on Advanced Computing and Communication Systems (ICACCS)*, Coimbatore, India, 2020, pp. 612-616, doi: 10.1109/ICACCS48705.2020.9074336.
- [17] R. Marimuthu, M. Pradeepkumar, D. Bansal, S. Balamurugan and P.S. Mallick, "Design of high speed and low power 15-4 compressor," *2013 International Conference on Communication and Signal Processing*, Melmaruvathur, India, 2013, pp. 533-536, doi: 10.1109/iccsp.2013.6577111.
- [18] K. Bhardwaj, P. S. Mane and J. Henkel, "Power- and area-efficient Approximate Wallace Tree Multiplier for error-resilient systems," *Fifteenth International Symposium on Quality Electronic Design*, Santa Clara, CA, USA, 2014, pp. 263-269, doi: 10.1109/ISQED.2014.6783335.
- [19] Jiang, C. Liu, N. Maheshwari, F. Lombardi, and J. Han, "A Comparative Evaluation of Approximate Multipliers," in *proc. of In International Symposium on Nanoscale Architectures (NANOARCH)*, Jul. 2016, pp. 191 - 196.
- [20] A. Wang, B. H. Calhoun, and A. P. Chandrakasan, *Sub-Threshold Design for Ultra Low-Power Systems*, vol. 95. New York, NY, USA: Springer, 2006.
- [21] Q. Xu, T. Mytkowicz, and N. S. Kim, "Approximate Computing: A Survey," *IEEE Design & Test*, vol. 33, no. 1, pp. 8-22, Feb. 2016.
- [22] V. Leon, G. Zervakis, D. Soudris, and K. Pekmezci, "Approximate Hybrid High Radix Encoding for Energy-Efficient Inexact Multipliers," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 3, pp. 421-430, Mar. 2018.
- [23] C.-H. Chang, J. Gu, and M. Zhang, "Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic circuits," *IEEE Trans. Circuits and Syst. I : Reg. Papers*, vol. 51, no. 10, pp. 1985-1997, Oct. 2004.
- [24] A. Momeni, J. Han, P. Montuschi, and F. Lombardi. "Design and Analysis of Approximate Compressors for Multiplication," *IEEE Trans. Comput.*, vol. 64, no. 4, pp. 984-994, Apr. 2015.
- [25] Z. Yang, J. Han, and F. Lombardi. "Approximate compressor for error resilient multiplier design," *IEEE Int. Symp. on Defect and Fault Tolerance in VLSI and Nano. Syst. (DFTS)*, Amherst, MA, 2015, pp. 183-186.
- [26] M. Ha and S. Lee. "Multipliers with Approximate 4-2 Compressors and Error Recovery Modules," *IEEE Embedded Systems Letters*, vol. 10, no. 1, pp. 6-9, Mar. 2018.
- [27] L. Qian, C. Wang, W. Liu, F. Lombardi, and J. Han, "Design and evaluation of an approximate Wallace-Booth multiplier," *2016 IEEE Int. Symp. Circuits and Syst. (ISCAS)*, Montreal, QC, 2016, pp. 1974-1977.
- [28] X. Yi, H. Pei, Z. Zhang, H. Zhou, and Y. He. "Design of an EnergyEfficient Approximate Compressor for Error-Resilient Multiplications," *2019 IEEE Int. Symp. Circuits and Syst. (ISCAS)*, Sapporo, Japan, 2019, pp. 1-5.

## Bibliography



Dr. G. M. G Madhuri currently working as a professor in the department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. She graduated with a bachelor's degree in Electronics &

Communication Engineering from JNTUH Andhra Pradesh, master's degree in VLSI System Design from Nimra Institute of engineering and technology JNTUK, Andhra Pradesh. She is a member of IAENG, ISSE and IEEE.



Mr. G. Pavan Kumar currently pursuing final year in the department of Electronics and Communication Engineering, PSCMR College of engineering and Technology, Vijayawada, Andhra Pradesh, India. He is a member of IETE. Since his keen interest in VLSI, Design and verification.



Ms. N. Chetana Spoorthy Manogna currently pursuing final year in the department of Electronics and Communication Engineering, PSCMR College of engineering and Technology, Vijayawada, Andhra Pradesh, India. She is a member of IETE. Since her keen interest in VLSI, Design and verification.



Mr. A. Sivananda Kashyap currently pursuing final year in the department of Electronics and Communication engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. He is a member of IETE. His interest in VLSI, Design and Verification.



Mr. L. Sai Babu currently pursuing final year in the department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. He is a member of IETE. Since his keen interest in VLSI, Design and verification



Mr. E. Pavan Teja currently pursuing final year in the department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. He is a member of IETE. His interest in VLSI, Design and Verification.