ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com

International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)
Vol. 10, Issue 5,May 2024

# Design of low power based 12T SRAM using Adibaticlogic for aerospace applications

Bandela Rajani
Department of Electronics and Communication Engineering
PSCMR College of Engineering and Technology
Vijayawada, Andhra Pradesh, India
rajani.bandela@gmail.com

Kosaraju Swathi
Department of Electronics and Communication Engineering
PSCMR College of Engineering and Technology
Vijayawada, Andhra Pradesh, India
swathi7201@gmail.com

B.Durga Swathi
Department of Electronics and Communication Engineering
PSCMR College of Engineering and Technology
Vijayawada, Andhra Pradesh, India
swathibandaru29@gmail.com

B. Surya Sumedha
Department of Electronics and Communication Engineering
PSCMR College of Engineering and Technology
Vijayawada, Andhra Pradesh, India
sumedhabhamidipalli02@gmail.com

P. Maruthi Madhu Sudhan
Department of Electronics and Communication Engineering
PSCMR College of Engineering and Technology
Vijayawada, Andhra Pradesh, India
pulimaruthipuli@gmail.com

*Abstract*— **We describe a new radiation-hardened-by-design (RHBD) 12T storage location based on a realistic layout topology and the physical mechanism of upset in soft mistakes. The obtained verification results indicate that the proposed 12T cell can provide superior radiation resistance. The proposed 12T cell has overheads for read/write access time (171.6%), space (18.9%), and power (23.8%) more than a 13T cell. At 986.2 mV, it has a higher hold static noise margin than a 13T cell. The suggested 12T cell is more stable because it can withstand errors as well. The field of CMOS technology is crucial to contemporary electronics. Aerospace applications likewise heavily rely on CMOS technology. Memorabilia is frequently utilized as the media in**

***Keywords— Radiation-hardened-by-design (RHBD), Soft errors, 12T storage location, Radiation resistance, CMOS technology, Aerospace applications, Single event upsets (SEUs)***

## I. INTRODUCTION

The proliferation of demand for low energy devices such as wireless sensor networks, implantable medical imaging and other portable devices powered by batteries has contributed to a major design restriction for dissipation. The Static Access Memory, which occupies large proportions of Systems-on-Chip (SoCs) and its application, is the main contributor to the power dissipation.In the future, the portion will begin to grow[1]. Moreover, leakage is becoming a major threat with the introduction of ultra-scale technology. As the leakage rise exponentially, threshlal voltage (TH) reduction and gate-oxide thickness increase the power consumption[2]. In order to provide a resource efficient architecture, it is also important to minimise the power associated with SRAM. Easy means to gain power reliability by reducing voltage supply because of quadratically and exponentially decreased power and leakage pressure with voltage supply[3] respectively. But process variance significantly degrades SRAM cell output at lower supply voltages[4]. As a consequence of the difficulties of preserving the system intensity ratio in the sub-threshold region[5], the likelihood of read/write loss in traditional 6T S RAM is dramatically increased.Several combinations of SRAM cells[6]-[13] have been suggested by the researchers to address read loss by a separate read buffer. The static range read (RSNM) of these cells is improved by decoupling the read/write route but still has a weak written margin (WM) in the sub-threshold region. In comparison, the literature documenting different writing-help strategies to raise the SRAM cell compose margin [14]-[20]. Boosting the Word-line [14], [15] and negative bitline (NBL) [16] are the traditionally implemented writing assistance techniques that improve the writeability of a write access transistor by enhancing its driving power. These methods, though, contribute to region and power fines. Another effective approach to increase writability is to weaken the power of the interconnection inverter pair. It protects power cuts [17], [18], [19] rises or [11] floats, [20] VSS cells, etc. The reliability of SRAMs in ultra-sized technologies has been compromised recently by multi-bit soft error/upset (MCU) because of the decrease of the effective gap between transistors[21]. An easy way to cope with this mistake is by bit-interlating (BI). Architectural technique. However, this strategy refers to the cells that are entirely chosen to function free of charge (HS). The direct solution to the free activity of HS is the use of cross-point cell selection, where writing paths consist of two row- and column-based signal-controlled access transistors[10]. The stacked transistors in the write access route therefore badly harm the type-ability, rendering it possible to use WL boosting at the cost of dynamic power for both WRINT and column-based WRITE WL. In order to remove HS disruptions by using cross point sequence linked access transistors, the two BI cells 11T [17] and 12T |18] were suggested. Nevertheless, such cells increase the write capability by utilising a Power Cutoff style assist and do not need word-line boosts; they suffer from floating-1 level loss of Q or QB data storage nodes in HS column write cells.For the column to achieve extremely accurate pulsed spacing during word lines service, they need an external Pulse-width Controller, to hold data in half a cell column-writing (CHS).

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com

International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)
Vol. 10, Issue 5,May 2024

only '0' and 'supply-cut-off,' while the second cell (called 11T-1) uses '1' only to increase wringability. The power cut in proposed cells should not allow data storage nodes in the HS cell to float contrary to the current 11T [17]. The power cut in proposed cellsThe durability of SRAMs in deep submicron technology is one of the greatest challenges. Scaling less than 32nm node causes a problem for durability that is marked by the slow ageing system deterioration. Biased temperature instability (BTI) is one of the key problems of reliability induced by aggressive scaling of systems. The key issue of reliability over years was negative prejudice of temperature instability (NBTI), found in PMOS. Nevertheless, the advent of a high-kit metal door and its reliance on load-trapping allows positive predictive predictive temperature stability (PBTI) the main problem of reliability in NMOS devices[23]. With stress period NBTI and PBTI lift the transistor threshold and then decrease circuit output. The impacts of NBTI and PBTI on numerous SRAM efficiency indicators is also crucially analysed. Download: Write-Margin, Lese-Write-Delay, Read-Write/Write deloy and Leakage capacity due to transistor ageing were also evaluated for the efficiency of BTI to observe the improvement in performance metrics[24]-[36].

## II. LITERATURE SURVEY

Akshatha P. Inamdar et al. described that the design of Static Random Access Memory (SRAM) is challenging because process characteristics change as CMOS technology scales. It becomes difficult because, to deliver the best performance, the stability, writing ability, and leakage power consumption must all be taken into account. 8.54% less power is used by the suggested cell than by double-bit-line SRAM. Because complementary bit lines charge and discharge more frequently in the two-bit-line system of SRAM, there is greater power dissipation [1]. EC Apollos et al. In any embedded system, including Field Programmable Gate Array (FPGA), Microcontroller, Digital Signal Processing (DSP), Silicon on Chip (SoC), and Video applications, Static Random Access Memory (SRAM) is a volatile memory that is extensively utilized. Because of its stability, low power consumption, significant storage density, and short read-write access times, it is also utilized in register, cache, and cache-less applications. Therefore, the design philosophy of SRAM at the 45nm technology node, as well as the peripheral functionality and building blocks, operations, issues related to transistor scaling, and consequences of process variation on SRAM designs, are presented in this work. For the design of the SRAM cell and peripheral circuits, a clear detailed schematic model was created using the Cadence Virtuoso design tool for IC design [2]. Milad Zamani et al. In recent years, low-power SRAM designs have become essential because of the rapid growth of battery-operated gadgets. Furthermore, embedded SRAM chips are now a crucial component of contemporary SoCs. The stability of the cell under various operating conditions limits the SRAM's performance. Static noise margin (SNM) can be enhanced in the sub-threshold SRAM by adding a transistor to the standard 6T-cell. In this study, we suggested a new 9T-cell SRAM that outperforms the traditional 6T-cell SRAM by 80% and 50%, respectively, in read and write SNM. The new structure has lower bit-line leakage thanks to the use of stack transistors in the leakage current channel, which makes it easier for the sense amplifier to read the bit-line current [3]. J Singh et al. The SRAM cell stability has been assessed in the past using several design parameters. However, the majority of them fall short of supplying the precise stability figures presented in this research. Thus, we provide the stability analysis for a typical SRAM cell and explore new stability metrics. Specifically, the notion of power metric is presented. Two novel stability metrics, write trip power (WTP) and static power noise margin (SPNM), are derived from this metric [4]. B Mohammad et al. A new circuit technique that enables lower operating voltage and increases SRAM static noise margin (SNM) is shown. Raising the lowest voltage needed for safe SRAM is a result of growing process variability for new technologies as well as increased reliability consequences such as negative bias temperature instability (NBTI). Our approach aims to enhance the 6T SRAM cell's noise margin by mitigating the impact of the cell's parametric variation, particularly when operating at low voltage [5]. HA Du Nguyen et al. The memory and communication bottleneck that plagues today's computing systems results in inefficient use of energy and poor performance. They cannot, therefore, complete data-intensive tasks within bounds that are both economically feasible and reasonable. A possible remedy for the memory bottleneck is Computation-In-Memory (CIM) architecture, which integrates computation and storage in the same physical location utilizing non-volatile memristor technology [6]. L Dilillo, P Girard et al. Specifically, we have examined the impact of resistive opens positioned at various points in these circuits. Pre-charge circuits in SRAM memories run all of the memory array's bit line couples' pre-charge and equalization at a specific voltage level, typically Vdd. It is vital that you take this action to guarantee accurate read operations. The pre-charge circuit is perturbed by each of the defects examined in this study for a different resistance range and in a different way, but the resultant effect on the regular memory action is always the disruption of the read operations [7]. G Thakral et al. For the simultaneous P3 (power minimization, performance maximization, and process variation tolerance) optimization of nano-CMOS circuits, a novel design flow is described. An example circuit consisting of a 45nm single-ended 7-transistor SRAM is utilized to illustrate the efficacy of the flow. A new statistical method called Design of Experiments-Integer Linear Programming (DOE-ILP) is applied to allocate a dual-V Th to the SRAM cell. Comparing the experimental results to the baseline design, there is a 44.2% power reduction (including leakage) and a 43.9% increase in the read static noise margin. The optimized cell's process variation study takes into account the impact of variability in 12 device parameters [8]. Kyeong-Sik Min et al. The aim of this innovative Row-by-Row Dynamic Source-line Voltage regulation (RRDSV) technique is to lower both the standby and active leakage in SRAM. It is possible to decrease cell leakage through dormant cells by two orders of magnitude by dynamically adjusting the source-line voltage of each row. Moreover, it is possible to eliminate bit-line leakage via pass transistors. Reverse body-to-source biasing and Drain-Induced Barrier

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com



Lowering (DIBL) effects work together to reduce leakage. A test chip has been created utilizing 0.18-µm triple-well CMOS technology to confirm the RRDSV scheme's capacity to retain data [9]. Y Taur et al. A third edition of a widely used and classic text that has been completely updated, ideal for classroom use and practical transistor design. The widely recognized writers go into great depth about the fundamental characteristics and designs of contemporary VLSI devices as well as performance-influencing variables, covering a wide range of recent advances. Coverage has been expanded to include high-k gate dielectrics, metal gate technology, strained silicon mobility, short-channel FinFETS, non-GCA (Gradual Channel Approximation) modeling of MOSFETs, and symmetric lateral bipolar transistors on SOI. It now includes around 25% more material overall [10]. N Ekekwe et al. Static power dissipations increase exponentially and take on a greater and greater role in the overall power dissipation of CMOS circuits as technology advances into the ultra-deep-submicron (UDSM) region. The escalation of gate leakage current in UDSM due to thinner gate oxides and issues related to short channel effects is making leakage power dissipation a major obstacle to the ongoing success of CMOS technology in the semiconductor sector [11]. JH Anderson et al. We examine the power dissipation caused by active leakage in FPGAs and introduce a "no cost" method for reducing active leakage. It is commonly known that a digital CMOS circuit's leakage power consumption is highly dependent on the condition of its inputs. Our method of reducing leakage makes use of a fundamental feature of simple FPGA logic elements called look-up tables, which enable the substitution of a logic signal in an FPGA design with its complemented counterpart without incurring any area or latency penalty [12]. PJ Shah et al. Circuit designers are very concerned with power dissipation. A dynamic threshold transistor is offered by partially-depleted SOI, which may be helpful in lowering static and dynamic power. DTMOS has a high body contact resistance, Miller capacitance, area penalties, and a limited operating voltage, however it can be utilized to choke off leakage current and enhance transistor performance under lower voltage situations. Careful design and driving the body with a separate conditioning signal are suggested as solutions to counter the aforementioned issues and yet benefit from DTMOS [13]. W Hung et al. These four power-saving methods are assessed concurrently and correctly encoded in a genetic algorithm. It also accounts for the overhead caused by the addition of level converters. Every power reduction mechanism's efficacy is confirmed, as are the various combinations of techniques. A variety of 65 nm benchmark circuits including common circuit topologies, such as SRAM decoders, multipliers, inverter chains, and 32-bit carry adders, are shown with experimental results [14]. NHE Weste et al. The best-selling book's fourth edition covers contemporary methods for creating intricate, high-performing CMOS systems on a chip. This book describes the essential concepts of CMOS design and serves as a guide for effective design methods. It covers the subject from the level of digital systems to the level of circuits [15]. Biswarup Pal et al. Data is stored in memory that is called SRAM (Static Random Access Memory). High performance at low power has been a major concern in the VLSI industry these days. SRAM can offer the best performance among embedded memory technologies while consuming the least amount of power in sleep mode. As threshold voltage, channel length, and gate oxide thickness decrease in deep submicron technology, high leakage current is increasingly contributing to the power dissipation of CMOS circuits [16]. P Athe et al. In today's CMOS technology, data retention and leakage current reduction are two of the main concerns. This study compares the read and write noise margins, read and write delays, data retention voltage (DRV), layout, and parasitic capacitance of 6T, 8T, and 9T SRAM cells. The impact of intrinsic parameter variations has been examined by statistical simulation and corner analysis of the noise margin. In comparison to a 6T SRAM cell, an 8T or 9T SRAM cell offers a greater read noise margin (about a 4-fold improvement in RNM) [17]. NHE Weste et al. The best-selling book's fourth edition covers contemporary methods for creating intricate, high-performing CMOS systems on a chip. This book describes the essential concepts of CMOS design and serves as a guide for effective design methods. It covers the subject from the level of digital systems to the level of circuits [18]. SK Jain et al. The oxide thickness and operating voltage continue to drop as IC manufacturing technology scales. When direct tunneling leads to gate leakage in both the on and off states of MOSFET transistor operation modes, the gate oxide thickness in current and future IC process technologies has approached the limit. Additionally, a lower operating voltage will reduce the SRAM cell's stability, which will decrease the static noise margin value. Given that most bits stored in caches for both the data and instruction streams in an ordinary program are zeros, a novel read-'0' static noise margin (SNM) free eight transistors (8T) SRAM cell is proposed in this paper to reduce gate leakage power in the zero state [19]. S Ohbayashi et al. To obtain high-yield SRAM products in the sub-100-nm CMOS generation, we need to take into account both the local and global variability since a significant local Vth fluctuation weakens the 6T-SRAM cell stability. To increase the SRAM operating margin, we must therefore use some help circuits. We provide a 6T-SRAM cell configuration that is tolerant of variable along with novel circuit approaches to enhance the read and write operating margins when a significant Vth variability is present [20]. M Goudarzi et al. While within-die variations are gradually expanding the delay distribution of cells even inside a single SRAM block, most of these cells are far faster than the delay chosen for the entire block. Previously, all the cells in an SRAM block had nearly the same delay [21]. H Park One important parameter to determine the probability of a 6T-static random-access memory (SRAM) cell failing is the static noise margin. In this paper, a method for precisely estimating a typical SRAM cell's stability without changing the cell's structure is proposed. The primary goal is to use the bit lines to measure the currents in each individual cell at different supply levels. Using a nonlinear regression, the measured currents are utilized to evaluate the read stability and write ability [22]. BS Amrutur et al. The ideal organizations for a static random access memory (SRAM) are found using simple models for its delay, power, and area. The scalability of its speed and power with size and technology is also studied. Up to 1 Mb, the delay is observed to grow by around one

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com

International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)
Vol. 10, Issue 5,May 2024

gate delay for every doubling of RAM size; after that, the connection delay starts to account for a larger and larger portion of the overall delay. In generations of 0.1 /spl mu/m and less, it is discovered that the nonscaling of threshold mismatches in the sense amplifiers has a considerable effect on the total delay with technology scaling [23].

## III. METHODOLOGY

### A.1 BIT ANALYSIS FRAME WORK

In this section we discuss about bit analysis framework for 12T SRAM cells.

NBTI arises mostly where the PMOS transistor door is adversely impaired while PBTI occurs in NMOS while the transistor door is under strain with optimistic disability. This state is referred to as stress mode that raises the transistor threshold voltage. The decay triggered by BTI is partly retrieved when stresses are reversed, i.e. PMOS is positive and NMOS is negative. If the PMOS transistor Gate-Source voltage is negative, the reversal layer troughs Si-H bonding on the Si-SiO2 interface and allows interface traps to shape. These traps are constructive in nature and display an improvement in the transistor threshold voltage. PBTI is insignificant in the polygate, but PBTI has become more than NBTI with the installation of high-kilometer metal gates. Recently, DC and AC NBTI (PBTI) has successfully been clarified in a physics-based model containing the uncorrelated generation of trapping (TG) and trapping (electron and hole). This model is in line with the rigid and relaxed BTI modelling reaction diffusion (R-D). The same exponent for n is followed as seen in equation (1) [26], which equals approximately 0.16.

$$\Delta V(t) \cong \quad \times t^{n} \cong \alpha(S,f \qquad (1)$$
$$K \qquad a)K \qquad d\times t^{n}$$
$$in \qquad c \qquad c$$

When Kdc is continuously technological, and 'n' is parameter of the time exponent. The deterioration factor of the AC, the feature of the signal cycle (S) and frequency, is operation factor α(S, f) (f). The influence of frequency on the oscillation of the oscillator is nonetheless negligible[25]. Action factor dependency can therefore be approximated to the signal service cycle as shown in equation 2[27].

$$( , ) \cong {}^{1/6}$$

As soon as the TV(t) is saturated, it is believed to be continuous and time-independent. We did the simulation by assuming after this time the saturated value of ~aVth(t). This is partly why the simulation findings as described in section IV are saturated. The simulation flux used to evaluate BTI's impact on the basis of the 32nm PTM high-k metal door model in this paper Fig.1 shows[24].




Fig 1 : Simulated transient waveform of coloumn Half-selected cells of various SRAM cells showing floating mode conditions at TT, 25Oc, and VDD=0.4V

The change in threshold voltage of each transistor was first removed, and was then applied to the model card's nominal threshold voltage, based on the stress state, température and power supply. The updated model card was then used to research the ageing impact on different SRAM output parameters with the BTI simulation. In simulation, we considered different probabilities of Q and QB data being processed in order to thoroughly analysis the shift in SRAM output metrics induced by BTI. The data is divided into stagnant and eased tension and there are different possibilities of being processed in this node. 1.) Stagnant stress: cell stores Q='0' and QB='1' have been presumed for a long period of time. The MNL and MPR transistors are badly impaired by PBTI and NBTI. Although the reading phase does not control the data condition stored in this node; it also adds to the static tension. This state, however, is not practical for SRAMs since it has no function to read and preserve data. 2) Calm tension. The cell continuously flips the data and all transistors are exposed to partial stress in cross-coupled inverters. The following was chosen: 10/90, 25/75, 50/50. 3 tension factors. In this situation, 10/90 implies that the cell keeps Q= '1' for 10% of the time and Q = '0' for 90% of the time, which means that MPL and MNR have 10% of the time under tension and are calm during the remainder. MPR and MNL are both depressed for 90% of the period and comfortable for the remainder. The ageing simulation was carried out primarily under relaxed tension. Stress on voltage regulator is overlooked because they are not stressed before a high word line is neglected in relation to the lifespan of SRAM [29]. For a BTI simulation it is called a time span of 108 seconds (approx. 3 years).

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com

IJARMATE

International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)
Vol. 10, Issue 5,May 2024

A.2 DEVICE CONSIDERATION

For both nMOS and pMOS, we believe a single door material (near the mid gap) is supplied to us. This presumption does not effect the outcome. It should be remembered. The 2D simulations are conducted using the Silvaco equipment and process simulators, namely Atlas and Athena, as the top door, because of the higher oxide thickness, has little influence over the canal. Our simulations use the high-field versatility paradigm CVT. The model's coefficients are calibrated using the test results displayed in The findings of the I - V features are very much compatible with the current ones. Such techniques such as CESL and SiGe supplier may be used to improve transistor mobility. CESL is therefore not as powerful as utilising SiGe Source/Drain and is not feasible for such FinFET processes. This sort of straining we thus neglect. However, the promising approach of utilising the embedded SiGe source/drain FinFET channel structure is used to take advantage of the robustness against NBTI. We believe that the alloy used for this function is Si 0 6 Ge 0 4. The scale of the initial stress for process simulations has been established

$$S_{ii} = \frac{E}{1-2.\nu} \cdot \frac{a_{Si} - a_D}{a_{Si}} . D\%$$

Where I is a Cartesian co-ordinate (x ,y), E is the Young silicon modulus, t is a Poissone ratio through which a channel is found, Si and D are the silicone and embedded materials' lattice constants (germanium here), and D percent is the embedded impurity percentage (40 percent in our case). Post recession, a calming tension on the channel produces a non-uniform smooth delivery profile for stress and recovery of source/drain. Our final channel tension profile should be noted (after stress relaxation). In Figure 7, features from simulations are seen on current versus gate voltage (I d - V g). The strained pMOS has a lower ID/V g direction for a linear area (|V ds|=0,1V) than the unstrained at large | V gs | values that offer NBTI partial compensation. A more versatility (μ eff) deterioration with a rise in vertical electrical field(E effect) for short channel stressed pMOS[7] contributes to a lower proportionality of drain current with the gate voltage. This pressure decreases the intervalley phonics cattering, which allows the ruggedness of the surface to disperse (the predominant part being a steeper negative pitch for eff-Eff). In other terms, the mobility of the stressed pMOS declines further in the high | V gs | values in the creasing | V gs | and therefore Eff, in comparison to the unstrained, resulting in a slimmer pitch for I d - V g characteristics. For a relationship between Id and(|V gs|—|V th| the lower slope coincides with a smaller proportionality coefficient. The results of the threshold voltage shift due to NBTI thus affect the current in the linear region lower than the unstrained unit. The NBTI payout disappears in the saturation zone. In the case of stretched nMOS, the μ eff — E impact direction is not so distinct from untrained pathways and thus the I d — V g routes are approximately the same.




Fig 2:I d-v chracteristics for strained and unstrained nMOS and nMOS structures for linear region(|v ds| = 0.1V) and saturation region(|v ds| = 0.1V)

The threshold voltage increase($\Delta v_{th}$-static) due to the BTI effect may be obtained $\Delta v_{th}\text{-static} = \frac{qNit}{cg}$

Where q is the electrical energy, N is the density of traps (because of NBTI or PBTI), while C g is the density of the opening. The word static in the subscript implies the invariant time 6 of the stress signal. If the tension signal changes by the time, a pre-factor must be used to multiply the dc (static) degradation to take into account the signal (stress) chance. The simpler ac model for swapping input impedance over time is given

$$\Delta V_{th\text{-}ac} = \alpha \Delta V_{th\text{-}static}$$

where α is a function of signal likelihood, though being somewhat independently of the frequency[18] (e.g., 0,796 for a service period of 50 percent). The length of this function is for a period of 1 to 10 8 s. Trap densities are also omitted from table I from [17] for Vdd=1 V for high-k after 1 to10 8 s (BTI tension cycle in this work) for the usual surface orientation of (110). Since the SiGe Sourcing/Drain FinFETs BTI data were not released, we used the findings provided in BTI degradation[17]. [19] has shown that BTI for an electric oxide field with the same BTI degradation effects has not produced requirements for the additional trap-density production of the strain (embedded SiGe as a source and drain).




Fig 3:Schematic of (a)conventional 6T SRAM cell with nMOS access and precharged bit-lines(AXN) and (b)the proposed SRAM cell with pMOS access and pre discharged bit-lines(AXP)

A.3 EXTENSION METHOD

ADIABATIC LOGIC OUT OF CMOS CIRCUITS

As transistors turn, CMOS semiconductors dissipate electricity. The key aspect of this dispersion is that the gate places Value has to be filled and discharged by means of a resistive variable R. If T is the absolute temperature it takes

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com
International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)
Vol. 10, Issue 5,May 2024

the door to load or unload. The charge time T is equal to RC in non-reversible circuits. Reversible reasoning takes the idea that a single clock period is considerably longer than RC, thus attempting to disseminate the charge of the door over the whole cycle. In order to prolong the time of charge of the door, we make sure that a transistor is never triggered, and that the energy is steadily and regulated when the transistor is activated.




Fig 4:SCRL NAND

2LA

The Two Level Nonlinear Logic or 2LAL formed by Frank[2] is also an important adiabetic circuit family. Like SCRL, at the gate level this family can be piped fully. In Figure 2(a), the basic building block of 2LAL is presented, and a pair of transmission gates that express signals A and A are depicted in the single box to the left respectively. 2LAL wants just a simple switching system and does not rely on CMOS and makes it the perfect device for modern technology applications.The 2LAL basic buffer feature, which is comprised of two transmission gates, is shown in Figure 2(b). The two trapezoidal clocks are respectively a whole and a quarter loop behind the same as 0, although the fourth cycle is one quarter behind the other. Both nodes are at 0, at the beginning. As the input changes steadily to 1 (if it is 1), or is 0, 0 will turn over to 1.

Fig5:




Fig 5: 2LAL Basic Gate(a) and Buffer(b)

PRE CHARGE

Power line voltage preloading is the preliminary mode used to reduce attacker current during the power-up phase in a high-voltage DC application. During initial turn-over, a high-voltage device with a high potential will be subjected to high electricity. This current will trigger substantial stress or harm to the components of the device, if not constrained. The chance to enable the machine is uncommon in many applications, for example in the industrial delivery of utility electricity. Pre-charge happens for each usage of the device on other systems, such as car applications, repeatedly every day. Preloading can improve the lifetime and durability of the high-voltage grid for electronic components.




Fig 6: Peak inrush current into a high voltage capacitor upon power up can stress the component, reducing its reliability

INRUSH CURRENTS INTO CAPACITORS

Incorporating currents through capacitive materials are a main problem of component power-up. The phase reaction of the voltage input allows the input capacitive to charge as DC input power is added to the capacitive load. The charging of a condenser begins with an attacker present and finishes with a decay to the steady state. When the inrush summit is very wide relative to the maximum component rating, a component tension is expected. When the maximum rating is strong. It is understood that the current in a condenser is I = C (dV/dT): the maximal inrush current depends on capacities C and voltage shifting speeds (dV/dT). If the storage value rises, the inrush current increases and the voltage from the mains adapter increases. In high voltage power delivery systems this second number is of primary concern. Through their design, high voltage sources provide the delivery grid with high voltage. Strong incandescent currents would then be caused by capacitive loads. There must be awareness and mitigating the burden on the materials.

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com



| 11,000 µF Powerline Capacitor | Peak Inrush Current at Power-Up of a 15 A Feed | | | |
|---|---|---|---|---|
| | 1 ms | 10 ms | 100 ms | 1 s |
| v = 28 V | 310 A | 31 A | 3.1 A | 0.31 A |
| v = 610 V | 6710 A | 671A | 67A | 7A |

Color Key:

= High Risk of Tripping the Breaker

= Careful Selecting the Breaker Rating

Table 1: Peak inrush into capacitors increases with power-up dV/dT

## IV. RESULTS AND DISUSSION

It takes into account the effect of BTI on numerous SRAM cell efficiency metrics. In order to test the effects of process differences on cell proportion, both t=0 and t= 108 s were carried out, Monte-Carlo (MC) simulations of sample size 5000 were carried out. At t=0s the Vth change is negative due to age, so that only time-zero uncertainty can induce a threshold variance. In order to catch associated results, we also consider the 3µ variance with Vth0 in other parameters.

### EXISTING METHODOLOGY



Fig 7: Existing Schematic

Fig 8: Existing Waveform

### PROPOSED METHOD



Fig 9: proposed schematic



Fig 10:proposed schematic simulation result

## V.CONCLUSION

To reduce the effects of soft errors in commercial 65 nm CMOS technology, an unique 12T RHBD memory cell is developed. The suggested memory cell's key contribution is its ability to effectively guard against multiple-node upsets, in addition to its tolerance for single-node upsets. The SEU resilience of the process is further confirmed by 1000 MC simulations, the results of which show that process change has no effect on the robustness of the SEU. One possible drawback to the proposed 12T memory cell is that it has a longer read access time than current memory technologies, which might slow down some high-speed applications. However, memory size, resilience, and dependability may be more significant in mission-critical aircraft applications. Therefore, the RHBD 12T memory cell suggested in this study is a good design for radiation robustness in comparison to other state-of-the-art hardened memory cells, as seen from the perspective of a critical application designer. As a result, the general approach to improving this paper is to focus on minimizing its space overhead while simultaneously increasing its time performance.

## REFERENCES

1] Akshatha P Inamdar ; P A Divya ; H. V. Ravish Aradhya "Single bit-line low power 9T static random access memory", 2017 2nd IEEE International Conference on

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com

IJARMATE

International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)
Vol. 10, Issue 5,May 2024

Recent Trends in Electronics, Information & Communication Technology (RTEICT) Electronic ISBN: 978-1-5090-3704-9.

[2] Uddalak Bhattachara et al.,2008 "45nm SRAM Technology Development and Technology Lead Vehicle" Intel Technology Journal, Volume 12, Issue 2

[3] Milad Zamani, Sina Hassanzadeh, Khosrow Hajsadeghi and Roghayeh Saeidi, 2013"A 32kb 90nm 9T -cell Subthreshold SRAM with Improved Read and Write SNM" 8th International Conference on Design and Technology of Integrated Systems in Nanoscale Era(DTlS).

[4] Arvind Chakrapani 2018, "Survey on the design methods of low power SRAM cell" in International Journal of Pure and Applied Mathematics.

[5] Singh Jawar, Mathew Jimson, Pradhan Dhiraj K., Mohanty Saraju P. 2008 "Failure analysis for ultra low power nano-CMOS SRAM under process variations". Soc Conference, IEEE international, IEEE conference publications, P251 -254.

[6] Mohammad, M. O, Saint-Laurent, P. Bassett, andAbraham J., 2008 "Cache design for low power and high yield," in Proc. 9th International Symposium on Quality Electronic Design ISQED 2008, 17–19 March 2008, pp. 103–107.

[7] Hoang Anh Du Nguyen, Lei Xie, Mottaqiallah Taouil, Razvan Nane, Said Hamdioui, Koen Bertels, 2015 "Computation-In-MemoryBasedParallelAdder" Laboratory of Computer Engineering, Faculty of EE, Mathematics and CS Delft University of Technology, Mekelweg 4, 2628 CD Delft, The Netherlands.

[8] Luigi Dilillo, Patrick Girard, Serge Prevossoudovitch, Arnaud Virazel, " Resistive-Open Defect Influence in SRAMPre-ChargeCircuits:Analyshisand Characterization" Proceeding of European Test Symposium(ETS'05) Copyright 2005, IEEE.

[9] Shalinin, Anand Kumar, 2013 "Design of High Speed and Low Power Sense Amplifier for SRAM Applications", International Journal of Scientific & Engineering Research Volume 4, Issue 7, ISSN 2229- 5518, pp 402 -406.

[10] Thakral Garima, Mohantu Saraju P., Ghai Dhru, Pradhan Dhiraj K. 2010 "P3 (Power- PerformanceProcess) Optimisation of Nano-CMOS SRAM using statistical DOE-ILP ". Quality Electronic Design (ISQED), 11th International Symposium on, p176- 183.

[11] Mutyam M , Narayanan V. 2007 "Working with Process Variation Aware Cache". Design, Automation & Test in Europe Conference & Exhibition, p1-6.

[12] K.-S. Min, K. Kanda, and T. Sakurai, 2003 "Row-by-row dynamic source-line voltage control (RRDSV) schemefor two orders of magnitude leakage current reductionof sub-1-V-VDD SRAM's." In Proceedings IEEEInternational Symposium Low Power Electronics andDesign (ISLPED), pp. 66–71.

[13].Wolfgang Arden et.al. ―More-than-Moore‖ White Paper, International Technology Roadmap for Semiconductors, ITRS 2010 update, http://www.itrs.net

[14].Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 1998.

[15].Ndubuisi Ekekwe and Ralph Etienne-Cummings, Power Dissipation sources and Possible Control Techniques in ultra deep micron CMOS Technologies, Elsevier, Micro Electronics Journal 37 (2006) 851-860.

[16].V. De, Y. Ye, A. Keshavarzi, S. Narendra, J. Kao, D. Somasekhar,R. Nair, and S. Borkar, ―Techniques for leakage power reduction,‖ in Design of High-Performance Microprocessor Circuits, NJ: IEEE, 2001, ch. 3, pp. 48–52.

[17].Jason H.Anderson, Farid N.Najm and Tim Tuan. Active Leakage Power Optimization for FPGAs. In International symposium on FPGA , pages 33-41,2004.

[18].P.J shah, B.P Patil, V.M Deahmukh and P.H Zope. Low-Power VLSI design using dynamic threshold logic. In Proceedings of SPIT-IEEE colloquim and International conference, volume 2: 2010, 121-126.

[19].W. Hung, Y. Xie, N. Vijaykrishnan, M. Kandemir, M. J Irwin and Y. Tsai. Total power optimization through simultaneously Multiple-VDDMultiple-VTH assignment and device sizing with stack forcing. In proceedings of the International Symposium on Low power Electronics and Design (ISLPED'04), pages 144-149, 2004

20] Neil H.E.Weste, David Harris and Ayan Banerjee "CMOS VLSI DESIGN – A Circuits and System Perspective"Pearson eduction, Third edition, ninth impression 2009, pp. 385.

[21] Integrated Circuit Engineering Corporation "Sram Technology" pp. 8.10-8.11.

[22] Paridhi Athe S. Dasgupta "A Comparative Study of 6T, 8T and 9T Decanano SRAM cell" 2009 IEEE Symposium on Industrial Electonics and Applications (ISIEA 2009), October 4-6, 2009, Kuala Lumpur, Malaysia.

[23] Rashid Muhammad H "Introduction to PSpice using OrCAD for circuits and electronics" Third edition,2009, pp. 19-25.

[24] Neil H.E.Weste, David Harris and Ayan Banerjee "CMOS VLSI DESIGN – A Circuits and System perspective" Pearson eduction, Third edition, ninth impression 2009, pp. 179.

[25] Sanjeev K. Jain and Pankaj Agarwal "A Low Leakage and SNM Free SRAM Cell Design in Deep Sub micron CMOS Technology" Proceedings of the 19th International Conference on VLSI Design (VLSID'06), 2006.

[26] Shigeki Ohbayashi, Makoto Yabuuchi, Koji Niiand, Susumu Imaoka "A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits" IEEE journal of solid-state circuits, Vol. 42,April 2007, pp820 - 829 .

[27]. Maziar Goudarzi and Tohru Ishihara, ―SRAM Leakage Reduction by Row/Column Redundancy Under RandomWithin-DieDelayVariation‖,IEEE TRANSACTIONSON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 12, DECEMBER 2010

[28]. Henry Park and Chih-Kong Ken Yang ―Stability Estimation of a 6T-SRAM Cell Using a Nonlinear Regression‖, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 22, NO. 1, JANUARY 2014.

[29]. Bharadwaj S. Amrutur and Mark A. Horowitz ‖Speed and Power Scaling of SRAMs‖, IEEE TRANSACTIONS ON SOLID-STATE CIRCUITS, VOL. 35, NO. 2, FEBRUARY 2000

[30]. Zhiyu Liu and Volkan Kursun‖ Characterization of a Novel Nine-Transistor SRAM Cell‖, IEEE TRANSACTIONSONVERYLARGESCALE

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
Available online at www.ijarmate.com
International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)
Vol. 10, Issue 5,May 2024

INTEGRATION (VLSI) SYSTEMS, VOL. 16, NO. 4, APRIL 2008

[31]. Masanao Yamaoka, Ryuta Tsuchiya et.al, —SRAM Circuit With Expanded Operating Margin and Reduced Stand-By Leakage Current Using Thin-BOX FD-SOI Transistors‖ IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 11, NOVEMBER 2006.

[32]. Hiroyuki Yamauchi ,‖A Discussion on SRAM Circuit Design Trend in Deeper Nanometer-Scale Technologies‖, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 18, NO. 5, MAY 2010

[33]. Jinn-Shyan Wang, Wayne Tseng et.al, —Low-Power Embedded SRAM with the Current-Mode Write Technique‖, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 1, JANUARY 2000

[34]. Hiroyuki Yamauchi, Toru Iwata et.al, —A 0.5 V Single Power Supply Operated High-Speed Boosted and Offset-Grounded DataStorage (BOGS) SRAM Cell Architecture‖,IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 5, NO. 4, DECEMBER 1997

[35]. Hiroalu Nambu, Kazuo Kanetani et.al, —**A** 0.65-ns, 72-kb ECL-CMOS RAM Macro for a 1-Mb SRAM‖, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 4, APRIL 1995

[36]. Uk-Rae Cho, Tae-Hyoung Kim et.al, —A 1.2-V 1.5-Gb/s 72-Mb DDR3 SRAM‖, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 11, NOVEMBER 2003 cells.

**BIBILOGRAPHY**

Bandela Rajani currently working as an assistant professor in the Department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. She graduated with a Bachelor's Degree in Electronics & Communication Engineering from PSCMRCET Andhra Pradesh, a Master's degree in VLSI & ES (specialisation) from DVR & SH MIC college of TECHNOLOGY ( AUTONOMOUS) Andhra Pradesh.

Kosaraju Swathi currently working as an assistant professor in the Department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. She graduated with a Bachelor's Degree in Electronics & Communication Engineering from Sai Spurthi Institute of Technology, B.Gangaram,Telengana, a Master's degree in Electronics and Communications Engineering from Mother Teresa Institute of Science and Technology , Sathupalli Telengana.

B. Durga Swathi is pursuing her final year in the Department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. She is a member of IETE. She was born on 29 December 2002, with a keen interest in Embedded Systems, VLSI, and IoT.

B. Surya Sumedha is pursuing her final year in the Department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. She was born on 21 December 2002, with a keen interest in Embedded Systems, VLSI, and IoT.

P. Maruthi Madhu Sudhan is pursuing his final year in the Department of Electronics and Communication Engineering, PSCMR College of Engineering and Technology, Vijayawada, Andhra Pradesh, India. He was born on 2 August 2003, with a keen interest in Embedded Systems, VLSI, and IoT.

ISSN (ONLINE): 2454-9762
ISSN (PRINT): 2454-9762
*Available online at www.ijarmate.com*

*International Journal of Advanced Research in Management, Architecture, Technology and Engineering (IJARMATE)*
*Vol. 10, Issue 5,May 2024*

\