

Design of Area Efficient Parallel Filter for Tolerating Error

P.Kamalaveni

Department of Electronics & Communication Engineering
Indra Ganesan College Of Engineering
Trichy Manikandam-12
kamalaveni197@gmail.com

K .Kumar

Department of Electronics & Communication Engineering
Indra Ganesan College Of Engineering
Trichy Manikandam-12
kumarec85@gmail.com

Abstract -- Digital filters are mainly used in signal processing and communication systems where reliability is critical. To overcome this reliability problem fault tolerant filter implementations are used. As technology scales, it enables more complex systems that incorporate many filters. In those complex systems, it is common that some of the filters operate in parallel, for example, by applying the same filter to different input signals. Recently, a weight padding technique is proposed to achieve fault tolerance in the parallel filter. This approach uses each of the filter outputs as the equivalent of a bit in an ECC codeword. This method uses only two redundant filters i.e. all the inputs are added with different weights, so that if error occurs the redundant module recovers the faulted input to produce the exact output without affecting the system functionality. It recovers the output compared to existing. This scheme can also be used to provide more powerful protection using advanced ECCs that can correct failures in multiple modules.

Index Terms- Error correction code (ECCs), filters.

I. INTRODUCTION

Electronic circuits are increasingly present in automotive, medical and space applications where reliability is critical. In those applications, the circuits have to provide some degree of fault tolerance. This need is further increased by the intrinsic reliability challenges of advanced CMOS technologies that include, e.g., manufacturing variations and soft errors. In electronics and computing, a soft error is a type of error where a signal or datum is wrong. Errors may be caused by a defect, usually understood either to be a mistake in design or construction, or a broken component. After observing a soft error, there is no implication that the system is any less reliable than before. In the spacecraft industry this kind of error is called a single-event upset.

A number of techniques can be used to protect a circuit from errors. One commonly used technique is modular redundancy whereby the circuit to be protected is replicated N times and extra logic is added to detect and correct errors. In the case that N equals two, the technique is known as dual modular redundancy (DMR). In DMR, the outputs of two identical modules are compared, and an error is detected if the outputs differ. Conventional DMR does not provide error correction. In the case that N equals three, the technique is known as triple modular redundancy (TMR). The TMR, which

triplicates the design and adds voting logic to correct errors, is commonly used. However, it more than triples the area and power of the circuit, something that may not be acceptable in many applications.

Hamming code is a set of error-correction codes that can be used to detect and correct bit errors. Like other error-correction codes, Hamming code makes use of the concept of parity and parity bits, which are bits that are added to data so that the validity of the data can be checked when it is read or after it has been received in a data transmission. Using more than one parity bit, an error-correction code can not only identify a single bit error in the data unit, but also its location in the data unit. If the number of parallel filters in the original module is increased then the number of parallel filters in the redundant module is also increased.

In this brief, a weight padding technique to protect parallel filters is presented. This approach uses each of the filter outputs as the equivalent of a bit in an ECC codeword. Proposed method uses only two redundant filters i.e. all the inputs are added with different weights, so that if error occurs the redundant module recovers the faulted input to produce the exact output without affecting the system functionality. This is a generalization of the scheme presented in and enables more efficient implementations when the number of parallel filters is large. The scheme can also be used to provide more powerful protection using advanced ECCs that can correct failures in multiple modules.

II. PARALLEL FILTER WITH THE SAME RESPONSE

A discrete time filter implements the following equation:

$$y[n] = \sum_{l=0}^{\infty} x[n-l] \cdot h[l] \quad (1)$$

Where $x[n]$ is the input signal, $y[n]$ is the output, and $h[l]$ is the impulse response of the filter. When the response $h[l]$ is nonzero, only for a finite number of samples, the filter is known as a FIR filter, otherwise the filter is an infinite impulse response (IIR) filter. There are several structures to implement both FIR and IIR filters.

In the following, a set of k parallel filters with the same response and different input signals are considered. These parallel filters are illustrated in Fig. 1. This kind of filter is found in some communication systems that use several channels in parallel. In data acquisition and processing applications is also common to filter several signals with the same response.




Fig. 1. Parallel filters with the same response.

III. PROPOSED SCHEME

This approach uses each of the filter outputs as the equivalent of a bit in an ECC codeword. Proposed method uses only two redundant filters i.e. all the inputs are added with different weights, so that if error occurs the redundant module recovers the faulted input to produce the exact output without affecting the system functionality. It recovers the output compare to existing. For example a system consists of four different inputs. Each is given by different input. In ECC it takes copy for the each input. When an error occurs, the system uses redundant modules to recover the corrupted input to get output. The module that is used a copy called redundant module.

This weight padding technique can also be used to provide more powerful protection using advanced ECCs that can correct failures in multiple modules. For example the original module having four or many input results correct output. Each output has a combination of corresponding input in temporary error correcting coding module. If there is error in any one of the input the temporary ECC consisting three modules is taken, of these the module having the combination of the defected input is detected and finally corrected. It is used correct multiple errors.

Here the input x_5 and x_6 are obtained as follows

$$X_5 = w_{11}.x_1 + w_{12}.x_2 + w_{13}.x_3 + w_{14}.x_4$$

$$X_6 = w_{21}.x_1 + w_{22}.x_2 + w_{23}.x_3 + w_{24}.x_4 \quad (3)$$

Where w_{11} to w_{14} and w_{21} to w_{24} are different weights used to differentiate the inputs, so that it will be easy to identify whether or not an error has occurred and it will be easy to correct it. This new scheme provides more efficient protection when the number of parallel filters is large, since redundant

filters are independent of the number of parallel filters.




Fig. 2. Block diagram for proposed scheme

Here the redundant module inputs X_5 and X_6 are obtained as follows:

$$X_5 = X_1 + X_2 + X_3 + X_4$$

$$X_6 = X_1 + 2.X_2 + 3.X_3 + 4.X_4 \quad (4)$$

The error detection is done by testing if

$$P_1 = P_2 = 0 \text{ (no error)}$$

$$P_1 \neq 0; P_2 \neq 0 \text{ (error)} \quad (5)$$

Where P_1 and P_2 are computed as

$$Y_5 - [Y_1 + Y_2 + Y_3 + Y_4] = P_1$$

$$Y_6 - [Y_1 + 2.Y_2 + 3.Y_3 + 4.Y_4] = P_2 \quad (6)$$

TABLE I
ERROR LOCATION IN WEIGHT PADDING TECHNIQUE

| Conditions | Error bit position | Action |
|--------------------------|--------------------|-----------------|
| $P_1 = P_2 = 0$ | No error | None |
| $P_1 \neq 0; P_2 \neq 0$ | Error | Correction need |
| $P_1 = P_2 \neq 0$ | Y_1 | Corrected Y_1 |
| $2.P_1 = P_2$ | Y_2 | Corrected Y_2 |
| $3.P_1 = P_2$ | Y_3 | Corrected Y_3 |
| $4.P_1 = P_2$ | Y_4 | Corrected Y_4 |

For the filter, correction is achieved by


$$Y_{C1} = Y_5 - [Y_2 + Y_3 + Y_4]$$

$$\begin{aligned}
YC2 &= Y5 - [Y1+Y3+Y4] \\
YC3 &= Y5 - [Y1+Y2+Y4] \\
YC4 &= Y5 - [Y1+Y2+Y3]
\end{aligned}
\tag{7}$$


TABLE II
RESOURCE COMPARISON FOR FOUR PARALLEL FILTERS

| PARAMETER | EXISTING METHOD | PROPOSED METHOD |
|-------------------------------|-----------------|-----------------|
| No of slice registers | 336 | 271 |
| No of slice LUTs | 2780 | 2576 |
| No of fully used LUT-FF pairs | 145 | 119 |
| No of DSP-48A1s | 25 | 22 |
| Total CPU time | 49.33 sec | 39.07 sec |


From the above tabulation it is clear that the proposed method requires only less time to complete the process compared to the existing method.



(a)



(b)



(c)

Fig. 3. Comparison among the weight padding system. (a) Comparison of LUT-FF pair. (b) Comparison of Slice. (c) Comparison of DSP.

In Fig. 3 (a), (b) and (c), we have introduced the plot for the proposed work slice LUTs, LUT-FF and DSP-48A 1s using weight padding method. In these graph our proposed work outperforms well than the existing method the total CPU time is lower for the proposed work which gives 39.07 sec.


IV. CONCLUSION

A new scheme to protect parallel filters that are commonly found in modern signal processing circuits. The approach is based on applying ECCs to the parallel filters outputs to detect and correct errors. The scheme can be used for parallel filters that have the same response and process different input signals. This technique provides larger benefits compare to others. The proposed scheme can also be applied to the IIR filters.

REFERENCE

- [1] M. Nicolaidis, "Design for soft error mitigation," *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 3, pp. 405–418, Sep. 2005.
- [2] A. Reddy and P. Banarjee "Algorithm-based fault detection for signal processing applications," *IEEE Trans. Comput.*, vol. 39, no. 10, pp. 1304–1308, Oct. 1990.
- [3] B. Shim and N. Shanbhag, "Energy-efficient soft error-tolerant digital signal processing," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 14, no. 4, pp. 336–348, Apr. 2006.
- [4] T. Hitana and A. K. Deb, "Bridging concurrent and non-concurrent error detection in FIR filters," in *Proc. Norchip Conf.*, 2004, pp. 75–78.
- [5] Y.-H. Huang, "High-efficiency soft-error-tolerant digital signal processing using fine-grain sub word-detection processing," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 2, pp. 291–304, Feb. 2010.
- [6] S. Pontarelli, G. C. Cardarilli, M. Re, and A. Salsano, "Totally fault tolerant RNS based FIR filters," in *Proc. IEEE IOLTS*, Jul. 2008, pp. 192–194.

- [7] Z. Gao, W. Yang, X. Chen, M. Zhao, and J. Wang, "Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design," in *Proc. IEEE IOLTS*, Jun. 2012, pp. 130–133.
- [8] P. Reviriego, C. J. Bleakley, and J. A. Maestro, "Structural DMR: A technique for implementation of soft-error-tolerant FIR filters," *IEEE Trans. Circuits Syst., Exp. Briefs*, vol. 58, no. 8, pp. 512–516, Aug. 2011.
- [9] P. P. Vaidyanathan, *Multirate Systems and Filter Banks*. Upper Saddle River, NJ, USA: Prentice-Hall, 1993.
- [10] A. Sibille, C. Oestges, and A. Zanella, *MIMO: From Theory to Implementation*. San Francisco, CA, USA: Academic Press, 2010.
- [11] P. Reviriego, S. Pontarelli, C. Bleakley, and J. A. Maestro, "Area efficient concurrent error detection and correction for parallel filters," *IET Electron. Lett.*, vol. 48, no. 20, pp. 1258–1260, Sep. 2012.
- [12] A. V. Oppenheim and R. W. Schaffer, *Discrete Time Signal Processing*. Upper Saddle River, NJ, USA: Prentice-Hall 1999.
- [13] S. Lin and D. J. Costello, *Error Control Coding*, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall. 2004.
- [14] R. W. Hamming, "Error correcting and error detecting codes," *Bell Syst. Tech. J.*, vol. 29, pp. 147–160, Apr. 1950.



IJARMATE

Your uli-MATE Research Paper !!!

- [11] P. Reviriego, S. Pontarelli, C. Bleakley, and J. A. Maestro, "Area efficient concurrent error detection and correction for parallel